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The temperature control is the most critical and crucial control element in semi-
conductor manufacturing. A lot of processes involved thermal heating and chemical
reaction such as thermal oxidation, rapid thermal processing (RTP), rapid thermal
annealing (RTA) and much of the photoresist processing in the microlithography
process. The wafer warpage is easily induced in these thermal processes due to the
thermal stress arising from the temperature ununiformity on whole wafer. In this
thesis, we put forward a new method for wafer warpage detection. The traditional
measurement method involved complicated and expensive optical equipments such
as the interferometry based on shadow moire technique. More equipments and more
processes increase the possibility of contamination and reduce the throughput of the
wafer fabrication. Warpage will exert considerable negative impact on the device per-
formance and reliability, especially when technology node of device become smaller
and smaller. Critical dimension (CD) control is the primary issue in the semiconduc-
tor manufacturing. Some of the warpage is unavoidable during the semiconductor
fabrication. The warpage information is quite important and become inalienable for
vii
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the CD compensation and control. Early detection will save the cost and time. When
wafer is placed on the hot plate, due to the different warpage on the different points
on whole wafer, we can detect the temperature difference of different points when
wafer reaches steady state. At the same time, the corresponding point on hotplate
also present temperature ununiformity. At first, we employ a thermal dynamic model
to describe the wafer baking process and simulate the prediction of wafer warpage.
Then we set up our experiment for first model hotplate and verified our simulation
result. By combining the wafer and hotplate thermal dynamics and the controller,
we utilize the parameter estimation to predict the air gap between different points on
wafer surface. Experimental results demonstrate the feasibility of the approach with
an error of less than 8%. Since information on the bake-plate temperature is easily
available, the proposed method is easy to implement and does not increase system
complexity and equipment cost. With the warpage information known before hand,
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Over the past few years, lithography process methods have developed to enable the
addition of more functions as well as the decrease in the cost of packaged electronic
products. These developments also led to the creation of thin wafers: thin wafers with
a thickness down to 100 microns as industrial standard and ultra thin wafers with
thickness less than 100 microns. They are needed in a wide variety of field such as
contactless smart card, wireless transponder system application, automotive, telecom
and future smart labels. These stimuli are driving force to push the semiconductor
technology. The main issue of pre-assembly wafer is safely handling of thin wafer
and thin chips. In the last few years, the wafer/chip thickness are continuously de-
creased to 380− 250 µm. For conventional wafer thickness of 750− 800 µm, at this
1
1.1 Motivations
thickness, most of the wafer do not show a significant amount of bow or warpage.
However, today’s standard thin wafer is 180 µm at 8”inch (e.g. contact smart card)
and 150 µm at 6” inch (e.g. contactless smart card). At this thickness, the warpage
of wafer exerted a great impact on our IC chip product performance.
The in-line parameter wafer warpage detection is very important and crucial for
CD control and compensation in lithography process. The current wafer warpage
detection technique impose the heavy cost and additional process steps on modern
semiconductor fabrication process. With the novel idea of reduction of equipment
cost and process steps, we put a new method to measure the hotplate temperature
to derive the wafer warpage information with loss of much accuracy. Before we put
forward our new methods, we first analyze the several reasons for the wafer warpage
arising from manufacturing process.
There are few factors accounting for wafer warpage or bow during its processing.
1. stress by mechanical processing (e.g. chemical mechanical processing (CMP) or
back grinding) on the wafer surfaces cause wafer to bend, sometimes it will cause
wafer to be fractured;
2. stress by heating processing (e.g. thermal oxidation, rapid thermal processing
(RTP), bake process in lithography) also cause wafers to bend. The mismatch in the
coefficient of thermal expansion among different layers in silicon substrates induces
some distortion at the wafer level; In general, in the process of heating, the temper-
ature of center of wafer is higher than that of edge of the wafer. The temperature
2
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uniformity for large wafer size is hard to achieve due to the complex thermal dynamics
the hotplate experience and other disturbance. The mechanical stress arising from
this temperature variation cause the warpage or bow of the wafer.
3. stress is also induced during slicing and lapping of wafers.
during baking process, stress from heat treatment is a major factor that will cause
the wafer to bend [6]. Warpage on wafer can be significant [5] [6] and in wafer,
warpage can affect its performance, reliability and line width control during various
microlithography patterning steps [7]. The concave or convex profile the warpage hold
will make the resist difficult to adhere to the wafer surface, the warpage will degrade
the lithography accuracy by reflecting the light to some undesirable photoresist mask.
Other problems also arise from the wafer warpage. For example, during the etching
process, wafer unflatness is one of the most crucial defects on yield improvement in
optical lithography.
1.1.1 The Need for In-Process Measurement
In lithography process, measurements of the material at selected points throughout
the process are an essential part of the preparation of wafers [7]. From crystal and
wafer shaping through the final wafer finishing steps, measurements are required for
quality control, for meeting customer specifications, to correct problems before they
create scrap material and to avoid further processing of reject material. The types
of measurement needed depends to a large extent upon the specifications required by
3
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the use, however other considerations relating to cost, product improvement efforts
and reliability of the test will also go into the choice. Provided the selection of
measurement techniques is made with care, the cost of the in-process measurement
is fully justified by the benefits. With in-process measurements, the process can
be controlled in real time, as input and control parameters are adjusted according
to the fluctuations present in the readings of the sensor. Moreover, with in-process
measurement, there is no additional process steps that is needed in addition of the
original system processing steps [8].
1.1.2 Overview of Current Methods of Warpage Detection
Current methods for measuring wafer warpage include capacitive measurement probes,
indicator gauge, shims, laser profilometry, Twyman-Green interferometry, holographic
interferometry, shadow moire technique, pneumatic-electro-mechanical system. An
innovative alternative for full-field, whole wafer measurement is developed using a
laser light source and the modified shadow moir technique [10].
However, these methods require elaborate setup for accurate detection of warpage
mechanisms. These elaborate setups do not just translate to higher operational and
equipment cost to the lithography process [9] [11], but some of them require additional
steps which add to the process steps of the lithography [7]. With increased demand
in quality and quantity of the output of the lithography process, improvements that
will lead to a more economic, cost effective and efficient method to detect warpage on
4
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Table 1.1: Product Critical Level Post-Exposure Bake Requirements
Year of First Product Shipment 1999 2001 2004 2007 2010 2013
Technology Node (nm) 180 130 90 65 45 33
Post-Exposure Bake (PEB) 5 4 2 2 1 1
sensitivity (nm/0C)
wafer and reticle will be able to increase production rate and quality in lithography
process.
A warped wafer and flat wafer would give different air-gap. The whole warpage profile
on wafer surface may be obtained by combining air-gap on different location on the
wafer surface. The information of wafer warpage is critical for precise temperature
control, equipment design, process optimization and routine monitoring.
1.1.3 The stringent requirement of temperature control
Temperature uniformity control is an important issue in photoresist processing with
stringent specification as shown in Table 1. Of these, the most important or temper-
ature sensitive step is the post-exposure bake step (PEB). Temperature metrology
during PEB is vital for reducing Critical Dimension (CD) variability and effective
profile control in Deep Ultra-Violet (DUV) lithography. Due to the reduction of
light intensity (short wavelength) and exposure of DUV, the chemically amplified
photoresist have to be used for improving the sensitivity of photoresist. The precise
5
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temperature control can promote chemical modifications of the exposed portions of
the photo-resists. Excessive temperature variations will affect the kinetics of the acid
catalytic reaction in the resist. For such chemically-amplified photo-resists, the tem-
perature of substrate during this thermal step has to be controlled to a high degree of
precision for CD control. For commercially available DUV resist systems, a represen-
tative post exposure bake latitude for CD variation is about 5 nm/◦C. Requirement
call for temperature to be controlled within 0.1 nm/◦C at temperature between 70◦C
and 90◦C for 1 or 2 minutes to reduce CD inconsistencies.
Sturtevant et al. (1993) reported a 9% variation in CD per 1◦C variation in tempera-
ture for a DUV photo-resists. APEX-E resist has been shown to display a sensitivity
close to 12nm/◦C, and UVIIHS 4 to 10nm/◦C [16]. A number of recent investiga-
tion also shows the importance of proper bake plate operation on CD control [17].
According to the International Technology Road map for Semiconductor [15], the
PEB resist sensitivity to temperature will be more stringent for each new lithography
generation as depicted in Table 1. By the year 2010, the PEB resist sensitivity is ex-
pected to be only 1nm/◦C; making temperature control even more critical. To meet
future temperature requirements for advanced lithography processes, it is important




We propose a novel method of measuring wafer warpage during bake process in litho-
graphy. In this method, from thermal dynamics of a bake process, a model will be
derived. Through parameter estimation from observed experimental results, along
with the measurement of the temperature of the bake plate, the proposed method
will be able to derive the amount of warpage that might be present in the wafer.
Comparatively, the implementation of this method does not significantly increase
production cost, as the additional equipment required is thermal sensors that need
to be added into the bake plate of the normal lithography process. The proposed
method can be integrated into the normal lithography process, making estimation of
wafer, as the wafer undergoes baking process.
This method will focus on the fact that when the wafer is placed on the bake plate,
the temperature of the bake plate drops and then is gradually rejected by the heater
controller. The proposed method here will describe how a drop in the temperature
of the bake plate can be utilized to estimate the air gap between the wafer and the




This chapter describes the motivation of our research topic- wafer warpage detection.
The whole semiconductor fabrication process first presented to help reader gain a
better understanding and appreciation of the possible precess that may arise the
wafer warpage. Then follows the detail description of the microlithography process
we concentrate on. The requirement and functionality for critical temperature control
in these bake process is systematically studied. The motivation for wafer warpage
detection is presented and following the current warpage detection technique are
reviewed. The method of our wafer warpage detection is briefly proposed and finally,
the organization of this thesis is sketched .
1.3.1 Overview of semiconductor manufacturing processes
The drive towards new semiconductor technologies is intricately related to market
for cheaper, smaller, faster and more reliable circuits with lower power consumption
[1]. The development of new processing tools and technologies is aimed at optimiz-
ing one or more of these requirements. The technology of semiconductor fabrication
is considered as one of the most complicated technique and many specified process
steps, materials, equipments and supplier industries are involved in. Generally speak-
ing, as shown in figure 1.3.1, wafer fab are divided into six distinct production areas:
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Figure 1.1: The overview of the semiconductor manufacturing process
diffusion (which include oxidation, film deposition and doping processes), photolitho-
graphy, etch, thin film, ion implant and polish. These six major fabrication areas and
relevant process equipments are all housed in the ultra clean room of wafer fab. The
brief introduction of the functionality of individual parts is shown below:
1. Diffusion: The diffusion workstation is recognized as the area where high tempera-
ture processing and film deposition are performed. The primary tools in the diffusion
part are a high temperature furnace and the wet cleaning equipment. The conven-
tional operation temperature for this diffusion furnace is 1200◦C and are configured
to run a variety of processes such as oxidation, diffusion, deposition, anneals and al-
loys. Wet cleaning station are the tools which is utilized to remove the contaminants
and native-grown oxide before the wafer is sent to the furnace.
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2. Photolithography: The photolithography process is transferring the reticle pattern
to the photoresist coated on the wafer by employing the accurate optics. This process
will be covered in detail in the next subsection.
3. Etch: The etch process creates the permanent pattern on wafer surface in areas
which is not covered by photoresist. The most common tools in etching bay is plasma
etcher, plasma resist stripper and wet cleaning station. The ionized gas (plasma) re-
act with the top layer of wafer surface, and then photoresist will be removed, after
the cleaning, the wafer will be sent to next process.
4. Ion implant: The ion implant is the most popular tools for doping the wafer in a
sub-micron process. Gases are carried with the desired dopant such as arsenic(As),
phosphorus(P) and boron(B)are ionized insider the implanter. The high voltage and
magnetic field are used to control and accelerate the ions. The high energy of dopant
penetrate through the surface and reach the desired position in the wafer at the ap-
propriate concentration to form all kind of useful feature such as P-Well, N-Well, LDD
drain, source, the threshold voltage adjustment, retrograde well and the prevention
layer for punchthrough.
5. Thin film: The thin film working unit is primarily responsible for depositing di-
electric and metal layer. All thin film deposition equipment operates under low or
medium vacuum conditions, including the chemical vapor deposition (CVD).
6. Polish: The purpose of chemical mechanical polish (CMP) is to planarize the top
surface of the wafer by lowering the high topography. CMP minimizes the uneven
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wafer surface and it will make further processing much easier. CMP utilizes the com-
bination of chemical etching and mechanical etching to remove a desired amount of
top surface of the wafer.
IC manufacturing is a complicated sequence of these chemical and physical operations
that are performed on a silicon wafer: layering, patterning, etching and doping. The
typical IC wafer fab process may take as many as six or eight weeks and involve 350
or more process steps to the full manufacturing flow.
1.3.2 The lithography process
Among these steps and processes, microlithography is taken as the most critical step
in the semiconductor manufacturing. Lithography is the process of transferring pat-
terns of geometric shapes on a mask to a thin layer of radiation-sensitive material
(photoresist) covering the surface of a semiconductor wafer [2]. The structure are first
created as patterns on a quarts or plastic template which is referred to as a mask,
then the ultraviolet light passes through the mask to transfer the pattern, it is gener-
ally called exposure step. The mask has opaque and transparent areas which defines
a pattern to be transferred to the photoresists on the wafer surface. The exposing
light produces a certain amount of energy which is necessary to produce the photo-
chemical reaction in the resist. The transparent part will be harden by cross linking
through light exposure (negative photoresist). After this exposure step, the wafer
will experience an important bake step, post exposure bake. Then the wafer will be
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developed and the mask pattern appears in the resist just as the negative film for a
camera. Later a chemical etching process will be utilized to image the film pattern
on the underlying wafer surface permanently, or the wafer surface will be sent to the
ion implant equipment where the selective doping will be performed through the film
on the wafer. The various patterns to be transfered to the wafer can define enormous
device features, vias and wiring connections for all kinds of device layers as well as
determine area of the silicon to be doped. After repeating this procedure for many
layers, many identical devices or components will be fabricated on whole surface of
wafer. Since the beginning of semiconductor manufacturing, photolithography has
been recognized as the driving force behind the integrated circuit fabrication process
and it accounts for more than one third of the total wafer fabrication cost [2]. Typi-
cally lithography is performed as part of a well-characterized module, which includes
the wafer surface preparation, soft bake, photo resist deposition, alignment of the
mask and wafer, exposure, develop,post exposure bake (PEB) and Develop inspect.
The lithography process steps need to be characterized as a sequence in order to ensure
that the remaining resist at the end of the modules is an optimal image of the mask,
and has the desired sidewall profile. As shown in figure 1.3.2, the microlithography
process includes numerous baking steps such as soft bake, post-exposure bake (PEB)
and post-develop bake (hard bake) [3]. In some cases, some additional bake steps are
needed. For example, during the wafer preparation, the dehydration bake is needed
in order to expel the moisture the wafer absorbed on their surface and promotes
12
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Figure 1.2: The photoresist processing and exposure steps are used in the lithography
sequence
good photo-resist adhesion. In general case, the thermal processing of semiconductor
wafers is commonly performed by placement of the substrate on a heated plate for a
given period of time. The heated plate (or chuck) is held at a constant temperature by
a feedback controller that adjusts the (resistive or radiant, in the case of susceptors)
heater power in response to a temperature sensor embedded in the plate near the
surface. The wafer is placed on proximity pins. Process that utilize this thermal ap-
proach span a large temperature range and include photo-resist processing, chemical
vapor deposition (CVD) and rapid thermal annealing [4]. A general requirement for
these systems is an ability to reject the load disturbance induced by placement of a
cold substrate on the bake plate. When a wafer or reticle is placed on the bake plate,
the temperature of the bake plate drops and then is gradually rejected by the heater
controller. During this heating process, the wafer may induce the warpage. Generally
speaking, the wafer warpage may degrade our integrated circuit performance.
13
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1.4 Organization of thesis
This thesis is arranged in the following ways. In the next chapter, a description
on warpage and the bake process will be discussed and we will show the derivation
the thermal model that will be used for estimation of warpage in the wafer. The
initial simulation for hot plate baking process is employed to test the feasibility of
our experiment. The following chapter then shows how the method is verified by
using a wafer on a first order bake plate system. A description of experimental setup
and discussion and comparison of the simulations results with actual experimentation
results then follows. The chapter following that will show the conclusion and future
research which may conduct subsequently.
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Chapter 2
Bake Process and Warpage
2.1 Introduction
In this chapter, we will focus on one stage of the lithography process: the baking
process. As we mentioned earlier, there are several baking processes are involved in
the microlithography process: soft bake, post exposure bake (PEB) and hard bake.
During the bake process, the wafer or reticle will undergo a heating up process.
During this heating process, thermal stress exerted on the wafer or reticle can create
warpage. To estimate the presence of warpage is a crucial ingredient in ensuring the
quality of the product from the lithography process. In this chapter, we will firstly
discuss the functionality of the bake in lithography process and then follows the
typical temperature profile of the bake process. Then the concept on what warpage
is about, and how detection of warpage can be done.
15
2.2 The functionality of the bake in the lithography process
2.2 The functionality of the bake in the lithography process
The thermal heating are introduced in several processes in semiconductor fab flow.
For example, we use the thermal oxidation to grow field oxide. In recent years,
Rapid thermal Processing (RTP) are popular technology that is employed to grow
high quality oxide and reduce thermal budget. At the same time, Rapid thermal
Annealing (RTA) is used to recover the damage or defect due to the ion bombardment
and activate the ionized atom. Usually, the normal temperature for these process is
from 800◦C−1200◦C. However, the bake temperature for the lithography is relatively
low (around 90◦C − 130◦C), part of reason is that the photoresist will flow during
the high temperature and it will exert considerable negative impact on the quality of
the optical lithography. The general purpose of baking in lithography is promoting
the resist adhesion on the wafer, stabilize the patterned structure and evaporate the
solvent. The conventional bake process is comprised of four parts: dehydration bake,
soft bake, post exposure bake (PEB) and hard bake.
2.2.1 Dehydration bake
The first step in photolithography is to clean, dehydrate and prime the surface of
the wafer. One of the major effects of contaminants on the wafer surface during
photolithography is poor adhesion of the photoresists to the wafer. This condition
creates a yield problem of resist lifting during the development or the subsequent etch
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operation. Resists lifting leads to undercutting of the underlying film layer during the
etch process. Silicon wafer readily adsorb moisture on their surface. A wafer surface
exposed to the moisture is called hydrated. At the same time, the bare wafer surface
exposed to the air will produce one thin layer of silicon oxide. For resist adhesion, it
is important to have a dry and clean wafer surface. Due to the criticality of having
a dry wafer surface for resist adhesion, a dehydration bake is usually done before
priming and resist spin coating. Dehydration bake is typically done in a convection
oven with a dry inert gas (such as nitrogen) or in a vacuum oven.
2.2.2 Soft bake (prebake)
After spin coating, the photoresist has been applied to the wafer surface, it must
undergo the soft bake. The purpose of this bake is to drive off the most of the solvent
in the resist. The resist solvent keeps the resist in its liquid state until it is applied
to the wafer substrate. This soft bake process drive off the solvent from the coated
resist on the wafer, therefore, improve the adhesion and relieve stresses in the resist
film and promotes resist uniformity on the wafer, and yields better linewidth control
during etching. The soft bake temperature and time depend on the particular resist
and process conditions. The typical soft bake temperature are 85◦C to 120◦C. The
duration of the soft bake varies for different resists, but 30-60 seconds is a typical
time, followed by a cooling step on a cool plate to achieve wafer temperature control
for uniform resist characteristic. Before spin coating, photoresist contains between 65
17
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to 85% solvent. After spinning, the solvent has been reduced to 10 − 20% , yet the
film is still considered in a liquid state. Because the solvent is decreased in the soft
bake process, the thickness of the resist film also reduced.
2.2.3 Post exposure bake (PEB)
The PEB bake follows immediately after the photoresist exposure. The device geom-
etry scaling down push us to exploit the short wavelength light source. The formula





k = factor that represents specfic application, with a range between 0.6-0.8
λ = wavelength of the light source
NA = numerical aperture of the exposure system
With the short wavelength light, the energy provided by it is considerably reduced.
That is the reason why we convert conventional photoresist to chemically amplified
DUV resists. Generally speaking, it is during the PEB that the exposed regions
of a chemically amplified (CA) deep ultraviolet (DUV) resist become soluble in the
developer. During the UV exposure, a photoacid generator produces an acid in the
exposed regions. To make the exposed resist soluble to the developer, the post-
exposure bake heats the resist, which cause the acid-catalyzed deprotection reaction.
18
2.3 Temperature profile of the baking process
The acid removes the protecting group from the resin and the exposed resist is now
soluble in the developer solution. Therefore, PEB is an important step in resist
processing for chemically amplified DUV resists. PEB is done to improve adhesion
and reduce the standing waves. A representative PEB temperature is 90 to 130◦ and
the conventional time for bake is 1 to 2 minutes. The hotplate temperature variation
and the bake latitude of the particular DUV resist is critical and can affect the amount
of CD variation in the resist during the develop step. To reduce CD inconsistencies,
hot plates are set at 130◦ and controlled with ±0.1◦.
2.2.4 Hard bake (Post develop bake)
A post-development thermal bake, referred to as hard bake, is done to evaporate any
residual solvent and harden the resist. This action improves the resist’s adhesion
to the substrate and prepares it for subsequent processings such as becoming more
resistant to etch. Hard bake also removes any residue developer and any water.
Nominal hard temperature are 130◦C for positive resist and 150◦C for negative resist.
2.3 Temperature profile of the baking process
Thermal processing of semiconductor wafers is usually commonly performed by place-
ment of the substrate on a heated plate for a given period of time. The heated plate
(or chuck) is of a large thermal mass relative to the wafer and is held at constant
19
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Figure 2.1: The disturbance induced by putting wafer on hotplate
temperature by a feedback controller that adjusts the heater power in response to a
temperature sensor embedded in the plate near the surface. The plates can be de-
signed with a single or multiple radial zone configurations. In our proposed method,
we focus on developing a thermal model with a single radial zone configuration.
During the bake process, the heating plate (bake plate) will be at a steady state
temperature. During this process, when a wafer needs to undergo baking, its initial
temperature will be that of the room temperature. When the wafer is introduced to
the bake plate, a thermal disturbance will be introduced to the bake plate, and the
temperature of the bake plate will drop as a consequence. Figure 2.3 shows the drop
in temperature that the bake plate will experience as the cold wafer is dropped onto
the hot bake plate surface. In commercial manufacturing process, the PID heater
controller will then try to reject the disturbance by increasing the input signal to the
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heater. As mentioned earlier, during the baking process, due to thermal stress and
displacement, the wafer is prone to warpage. The existence of warpage in wafer and
reticle can have detrimental effects to the wafer: its performance, reliability and line
width control during various microlithography patterning steps can be affected. In
order to estimate and detect warpage, currently many methods are employed. Most
of these methods can be done as in-situ measurement devices, however, there is a
problem of the necessity to have extra equipment and extra processing steps, before
warpage in the wafer can be determined. Let us now see the analysis of the warpage
induced by the heating of the hotplate.
2.4 Warpage on wafer during the heating process
2.4.1 Wafer Specifications and Industry Standard
Wafer specifications define what the customer wants. Industry standards define in
detail how measurements are to be made. There are many industrial standards to
which wafers are prepared and measured. Some of these standards [7] are prepared by
American Society of Testing Materials (ASTM) and the Semiconductor Equipment
and Materials Institute (SEMI). Standards of mechanical measurement methods have
been specified to measure the dimensions of the wafer such as diameter and flat length,
crystallographic orientation, thickness and thickness variation, flatness, bow and warp
[7]. Within the standard developed by SEMI, we can find at least two standards that
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details how measurements to measure the bow and warpage of silicon wafer [7]. The
standard test methods for Bow of Silicon Slices is F534-02 and another standard
test methods for measuring Warp and Total Thickness Variation of Silicon Slices
by non contact methods is F657-92. With all the standard ensuring the quality of
warpage physical dimension and characteristics, it can be seen that the measurement
of warpage of wafer is very important in the semiconductor industry.
2.4.2 Flatness
The flatness of the polished wafer is important to the successful processing of wafers.
The degree of flatness required is dependent upon the application and with the trend
towards larger wafers, larger chip sizes and smaller geometries is requiring tighter
flatness specifications in the industry [8]. Flatness is the deviation of the front surface,
measured relative to a specified reference plane when the back surface of the wafer is
ideally flat, as when pulled down by vacuum onto an ideally clean flat chuck (Figure
2.4.2). This deviation, when measure over the whole wafer is called the total indicator
reading (TIR) and maximum focal plane deviation (FPD) when measured over a
specified area or site. Flatness may be expressed as global flatness (over the whole
wafer), the maximum value of site flatness as measured on all sites, or the percentage
of sites which have a site flatness equal to or less than a specified value.
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Figure 2.2: Warpage of the wafer (TIR)
2.4.3 Bow / Warp
Bow and warp is a bulk property and not a function of the surface. Bow is a measured
of the convex or concave shape of the median surface of the wafer. Excessive bow will
degrade the performance of the wafer, similar to the detrimental effects that a non-
flat wafer would experience. Bow is measured by placing the wafer on a fixture with
three points which support the wafer on a circle near the wafer edge. The deviation
of the center of the wafer from a theoretical plane defined by the support points is
defined as bow. Since the determination of bow is based on a single center point
measurement, it may not detect certain non-planar conditions. Warp is defined as
the difference between the maximum and minimum distances of the median surface
of the wafer from a defined reference plane. Warp is used to describe curvature which
may have both positive and negative values on the same wafer. The diagram 2.4.3
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Figure 2.3: Bow/Warpage diagram
shown above are three typical warpage profile. The first diagram shows the concave
profile due to compression, the second diagram shows the convex diagram, the third
one is the combination of the concave and convex, it is the most complicated case in
warpage profile.
2.5 Advantages of the new proposed method
The method that is proposed here, will have a great advantage in terms of equipment
that is required to estimate and determine warpage, compared to methods such as
shadow moir, projection moir and laser profilometer. Instead of elaborate and ex-
pensive equipments required to estimate the warpage of the wafer or reticle using
the other methods, the proposed method will only require addition of thermal sen-
sors on the bake plate. Moreover, the method can be done during the bake process,
24
2.5 Advantages of the new proposed method
eliminating the need for extra processing step that might affect production output.
The proposed method will utilize the fact that with larger warpage, there exists an
increased air gap distance between the wafer/reticle with the bake plate surface. As
seen in Figure 2.5, a larger air gap value will result in a smaller value of temperature
drop in the bake plate. The proposed method will show that by deriving thermal
model and using the minimum temperature achieved by the bake plate during a drop
of wafer or reticle, the existence of warpage can be estimated. With a warped wafer,























Figure 2.4: Different temperature drop due to different airgap
the temperature change in the wafer during baking will be slower than that with a
flat wafer. This effect can be seen in Figure 2.5. The diagram shows us that the
smaller the air gap is, the higher the temperature will reach. This phenomenon is
well fitted to our physical model and common sense. This change in temperature can
adversely affect the thickness of the resist, quality of the resist on the wafer and the
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line width of the wafer, therefore, it is undesirable in the semiconductor fabrication
process.
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Figure 2.5: Different wafer temperature due to different airgap
2.6 Conclusion
In summery, the four bake processes involved in the lithography process was intro-
duced and the industrial standard for measurement of wafer warpage is presented, and
the advantage and the method of our warpage estimation have been shown. We could
gain some intuition about the feasibility of our proposed methods by comparison the





As we mentioned earlier, conventional hotplate system are comprised of large ther-
mal mass systems that is usually single or dual zones system. In this section, we
present the thermal model for the baking process which can be used to estimate
wafer warpage. For our purpose, a one-dimensional analysis will be used to charac-
terize the dynamics of heat transfer for a silicon wafer at room temperature placed
on a bakeplate maintained at a steady-state temperature.
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3.2 First order physical model analysis
Analysis of the thermal characteristics of the bakeplate system is useful for develop-
ing an in-situ air-gap estimation scheme. For our purposes, a simple one-dimensional
analysis will be used to characterize the dynamics of heat transfer for a silicon wafer
placed on a hot plate at a pre-existing steady-state condition. In Figure 3.1, a
Figure 3.1: Schematic of unwarped wafer in Experimental Setup
schematic of the system under consideration is shown. The system consists of 3 basic
sections: the heater, the air-gap and the silicon wafer. The temperature distribution
within each section is assumed at any instant to be sufficiently uniform that the tem-
perature of the section can be considered to be a function of time only i.e. “lumped”
model approach [20]. Heat transfer due to radiation can be safely neglected, since its
effects is small compared to conduction and convection at the temperature range of
interest. With these approximations, the energy balance on the wafer, plate surface
28
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c = specific heat capacity
k = thermal conductivity
G = gap (height)
A = cross-sectional area
h = convective heat transfer coefficient
θ(t) = temperature above ambient
u(t) = heater power
subscript w = wafer
subscript p = bakeplate
subscript a = air


































θp(t) + u(t) (3.5)
From Equations (3.4) and (3.5), the relations between the steady-state temperatures,












At the beginning of an experiment (t = 0) a wafer at ambient temperature (θw(0) = 0)
is placed on the bakeplate is at the pre-existing steady-state temperature (θp(0) =
θp(∞)). For analytical simplicity we substitute the following transformations
θ′p(t) = θp(t)− θp(∞)




u′ = u(t)− u(∞)























θ′p(t) + u′(t) (3.9)
30
3.2 First order physical model analysis

































Eliminating θ′w(s) in Equations (3.10) and (3.11) gives
θ′p(s) =








































Typically a PID controller given as





(sTd + 1)(0− θ′p(s)) (3.13)
is used. Substitute Equation (3.13) into Equation (3.12) gives
θ′p(s) =
Ks
s3 + d2s2 + d1s+ d0
θ′w(0) (3.14)
where





























































Rewriting Equation (3.14) gives
θ′p(s) =
sK
(s+ a)(s + b)(s+ c)θ
′
w(0) (3.15)
where a, b, c are the roots of s3 + d2s2 + d1s+ d0 = 0.
Equation (3.15) can be solved to give
θ′p(t) = Kθ′w(0)
a(c− b)e−at + b(a− c)e−bt + c(b− a)e−ct
(b− a)(c− b)(a− c) (3.16)
From
θ˙′p(t) = 0
The time, tm, that the minimum θ′p(t) occurs can be obtained from
a2(c− b)e−atm + b2(a− c)e−btm + c2(b− a)e−ctm = 0 (3.17)
Substituting tm into Equation (3.16) gives the minimum θ′p(tm).
The schematics of the simulating the wafer warpage during heating is shown in the
following diagram. In our study, we concentrate on this convex profile.
3.3 Conclusion
By combining the hotplate dynamics, wafer dynamics and PID controller, we derive
a one-dimensional thermal model for our wafer warpage estimation. Form this one
dimension model, the parameter we are concerned is the air gap that is closed related
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Figure 3.2: Experimental Setup for a Warped Wafer
with our Ra. By fitting the experiment data to the model, we could get the Ra easily.




Experiment Setup and Result
Analysis
4.1 Introduction
In this chapter, first we will introduce the basic experiment setup and data collection,
following the experiments result will be analyzed and explained, by fitting the data
into dynamic thermal model, we could get the estimated air gap, compared with the
pasted tape, we will get the accuracy of our estimation. It can be used in wafer




Much of the resist processing involves thermal processes and chemical reactions, Re-
actions rates are typically temperature dependent:
R(T ) = A0e−
Ea
kT (4.1)
where k is Boltzmann’s constant, T is the absolute temperature, Ea is an activation
energy, and A0 is a rate constant.
The hotplate needs to be well designed in order to ensure good process control. The
hotplate receives a thermal shock when a wafer is first placed on it, and the heating
elements will response. If the hotplate controller is not well designed, there may be a
temperature overshoot before the temperature is returned to the desired value. This
overshoot can cause statistically measurable shifts in linewidth [21]. In order to have
a well-controlled process, the wafer temperature needs to be controlled across the
wafer, wafer to wafer and during the entire heating and cooling cycle for each wafer.
In order to verify the bake temperature is well controlled, wafer temperature need
to be measured. This is accomplished by attaching temperature sensors to many
points on a wafer and placing the wafer on a hotplate. Temperature readings for each
sensors can be sampled in definite period, and a history of the wafer temperature
can be collected. In our experiment, we utilize the platinum resistance temperature
detectors (RTDs), with the precision of ±0.05◦C and an absolute accuracy of ±0.1◦C.
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Figure 4.1: Diagram of baking, data collecting and control system
In the experiment setup, a National Instrument Data Acquisition Board SC2345 is
used to implement the PID controller and data collection. The Figure 4.2 shows the
concept diagram sampling and control system used in our lab.
4.2.1 Baking System
A round-shaped bake plate is the conventional hotplate used in the wafer baking
process. Temperature data were collected from the bake plate with a thermal sensor
(RTD) placed within the central portion of the plate. Another RTD is attached to the
wafer in order to measure the temperature of the wafer. These RTD are connected




In order to process the electrical signals from the thermal sensors attached to the bake
plate and the wafer, a digital acquisition card (DAQ), or digital signal processing
(DSP) card is required. 2 DSP cards are required: one is a DAQ Connector card
which is located externally; another is a DAQ card which connects to the external
DAQ connector, and connected to the PCI slot in the computer. The external DAQ
connector card used for the experiment is from National Instruments, model number
DAQ SC2345. All the RTD used to collect the temperature readings will be connected
to the SC2345. This card will then connect to the PCI-DAQ card. The PCI DAQ
card used in the experiment is the National Instruments’ PCI-6035E. This is a 16 bit
DAQ device that has 16 analog inputs.
4.2.3 Software Tools
In this experiment, the DSP cards are controlled using driver software provided by
National Instruments, the NI-DAQ driver software. A software proprietary to the Na-
tional Instruments is used to configure the DAQ devices. The temperature readings
from the thermal sensor which then be conditioned by the DAQ card to with proper
sampling interval, and the output is read using a program, LABVIEW 6.0. The LAB-
VIEW 6.0 program is also used to implement the required feedback control system
for the experiment. The following picture Fig 4.2.3 shows the LABVIEW program
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Figure 4.2: LABVIEW program used in the experiment
we used in our experiment. LabVIEW is a graphical software system for develop-
ing high-performance scientific and engineering applications. LabVIEW can acquire
data and control devices via IEEE-488 (GPIB), RS-232/422 and modular (VXI or
CAMAC) instruments as well as plug-in I/O boards. The following illustration 4.2.3
shows our experiment setup in our ICES lab.
4.3 Experiment Procedures
The experiments were conducted at a set point of 90◦C, the PID controller is used
to controlled the hotplate to this conventional soft bake temperature. Sampling and
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Figure 4.3: Experiment Setup of our baking, data collecting and control system
control signals are implemented with interval of 0.5s. A silicon wafer at room tem-
perature (27.66◦C) is placed on the bake plate. The resulting temperature drop and
rise in the bake plate and the wafer is then measured and recorded. The wafer is
placed on the bake plate until the bake plate temperature has reached a constant
value of about 90◦. The wafer is then replaced and allowed to cool down to room
temperature. An insulating thermal tape is placed at the top of the hotplate. This is
to simulate an increase in air gap value that the baking process might encounter with
warpage occurring in the wafers. The wafer is placed on the baking plate and heated
up. This step is repeated again with different numbers of insulating patch layer (up
to 4 layers of insulating tape) giving different temperature readings of the wafer and









Table 4.2: Parameters for air and silicon wafers
Parameter Value
Wafer Density, ρw 2330 Kg/m3
Wafer Diameter, Dw 0.2 m
Wafer Thickness, Hw 7.5× 10−4m
Specific Heat Capacity, cw 750 KJ/(Kg◦C)
Convective Heat Transfer Coefficient, hw 10 W/(m2.◦C)
Thermal Conductivity Coefficient of Air, kw 0.03 W/(m.◦C)
4.4 Experimental Result
In our experiment, most of thermophysical properties are temperature dependent.
However, for the temperature range of interest from 20◦C to 90◦C, it is reasonable to
assume that they remain fairly constant and can be obtained. The PID parameters
used in our controller are given in Table 4.1. The required parameters for air and the
200 mm silicon wafers can be obtained from handbook (Quirk and Serda, 2001) and
is given in Table 4.2.
From known air-gap of Ag = 55 µm, steady-state temperatures of θ(∞) = 63◦C and
θw(∞) = 58◦C and steady-state power of u(∞) = 161 W, Rp = 0.812 is computed
from Equation (3.7). The thermal capacitance of wafer, Cw and wafer convection
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loss resistance, Rw, can be computed directly from the handbook data as follows:








4.4.1 Determination of Bakeplate Parameters
For a given bakeplate, Cp and Rp are expected to be fixed and hence can be deter-
mined beforehand. The bakeplate parameters can be determined from an experiment.
Run(a) in Figure 4.4 was used to determine CP and Rp. A flat wafer was dropped on
the bake plate with a known air-gap of la = 55µm. The air-gap of 55µm was created
by putting thermal tapes of known thickness at the edge of the bakeplate. The steady
state bakeplate temperature and power were then measured as Tp(∞) = 62.34◦C and














Run(a) in Figure 4.4 gives a maximum temperature drop of −1.26◦C. Substituting for
θp(t) = −1.26 and solving the simultaneous Equation 3.15, 3.16, 3.17 of the thermal
model numerically gives:
Cp = 1.611 KJ/K
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Table 4.3: Thermal Capacitance and Resistance
Parameter Calculation Value Unit
Cw ρwpi(Dw/2)2Hwcw 0.0412 KJ/K
Rw 1/(hw(pi(Dw/2)2 + 2pi(Dw/2)Hw)) 10.45 K/W
Ra Ag/(0.03pi0.12) 0.0584 K/W
Cp Equations (3.16), (3.17) 1611 KJ/K
Rp Raθp(∞)θw(∞)+Rau(∞)−θp(∞) 0.402 K/W
4.4.2 Warpage Fault Detection
Once wafer(Cw, Rw) ,bakeplate (Cp, Rp) and PID (Kc, Ti, Td) parameters are known,
values of Va can be substituted into equation (3.3) to obtain Ra after which the model
in Equation 3.15, 3.16, 3.17 can be solved for the maximum drop in temperature. A
plot of air-gap volume, Va,versus the maximum temperature drop in θp(t) for the
model. For experiment demonstration, thermal tapes of different thickness, lt of
110µm, 220µm, 165µm and 220µm were used. If a flat wafer is placed on the thermal
tapes then the volume of the air-gap enclosed can be computed as pir2lt as shown
in table. A flat wafer was used for Runs(b) and (c) and warped wafer with center-
to-edge warpage of 110µm for Runs(d) and (e). The maximum temperature drop in
θp(t) for the experiments and the corresponding air-gap volume, Va, read from the
curve in Figure 4.4. Since a flat wafer is used for Runs(b) and (c), Va is expected to be
close to pir2lt and the percentage deviations Va−pir
2lt
pir2lt are −6%. Note that (Va− pir
2lt)
is the volume contained in the a warped wafer and is a good measure of the extent
of warpage. If the deviation is large, then warpage is large. A standard approach
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to fault detection is to define a threshold based on manufacturing requirements and
any violation of the threshold is consider as a fault. For example, the percentage
deviations for Runs (d) and (e) where a warped wafer is used about −35% and will
be considered as faults if threshold of ±25% were defined.
Six experimental runs are shown in Figure 4.4 and the result is tabulated in Table 4.4.
Figure 4.5 illustrates the difference between the desired result and actual experimental
result. The accuracy of the estimation will decrease when the air volume (air gap)
increases.




























Figure 4.4: Temperature Drop versus Air-gap
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Table 4.4: Experimental Results.
Experimental Air Maximum Air-Gap Volume Deviation from
Run Gap Temperature Flat Wafer Model a flat wafer,
lt Drop in θp(t) pir2lt Va Va−pir
2la
pir2la×100
(µm) (◦ C) (µm3) (µm3) %
(b) 110 -1.12 3.5 3.3 -6
(c) 220 -0.93 6.9 6.5 -6
(d) 165 -1.12 5.2 3.3 -37
(e) 220 -1.03 6.9 4.6 -33
4.5 Conclusion
In this chapter, we implement our experiment with the first order bake system to verify
our warpage estimation. We have taken the simple method of using the maximum
temperature drop to detect warpage. Our experiment result show that the method is
quite effective to detect the wafer warpage although the accuracy needs to improve.
For An extension of the technique is to consider area under the temperature curve




Figure 4.5: Temperature Drop versus Air-gap
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Chapter 5
Conclusion and Future Research
5.1 Conclusion
The microlithography manufacturing process will continue to be a crucial process in
semiconductor manufacturing that limits the performance and reliability of micro-
electronics. Enabling advancements by computational, control and signal processing
methods are effective in reducing the enormous costs and complexities associated with
the microlithography sequence. In this thesis, we have presented a new approach to
detect wafer warpage fault in semiconductor substrates. Air-gap estimation based
only on the temperature measurement from bake plate and wafer is easily imple-
mented and we only need the wafer temperature at steady state for the first time and
it will reduce contamination induced by putting temperature sensors on wafer in the
subsequent processes. Therefore, it is cost effective for semiconductor manufacturer
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to get the wafer warpage arising from heating process. It will be greatly helpful to
improve the CD control due to the temperature variation throughout heating process.
The basic principle underlying it is that we combine bake plate and wafer dynamics
together and employ the parameter estimation to get air-gap parameter. Experiment
result shows the accurate estimation could be obtained and it will provide valuable
information on improving precise temperature control which is critical to CD control
during the lithography process. At the same time, it minimize the effects and changes
induced by integrating the new measurement elements or optical assemble to current
process. In our experiment, what we have to emphasize is that the air-gap we ob-
tained is the average warpage on wafer surface(only one point). Warpage profile on
whole surface is promising to be mapped out if we divide the whole wafer surface into
small area and obtain the corresponding air-gap estimation. Our method is based on
the using the maximum temperature drop to detect warpage. An extension of the
technique is to consider area under the temperature curve instead of the minimum
point.
5.2 Future Research
Due to the critical and stringent temperature control in the lithography process,
Some manufacturer utilize multi-zone hotplate to improve the temperature unifor-
mity. Therefore, how to realize and implement the warpage in multi-zone hotplate
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will be the next issue we try to solve. Due to the interaction and coupling of the
multi-zone hotplate, we may encounter some problems such as accuracy, this need
to be solved in future research. Another possible improvement is how to combine
the bake process with the chilling process to achieve the stringent CD control due to
sensitivity of the resist to the temperature and reduce the contamination that may
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